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We propose and theoretically analyze a novel metal-oxide-semiconductor field-effect-transistor 
(MOSFET) type of spin transistor (hereafter referred to as a spin MOSFET) consisting of a MOS gate 
structure and half-metallic-ferromagnet (HMF) contacts for the source and drain.  When the 
magnetization configuration between the HMF source and drain is parallel (antiparallel), highly 
spin-polarized carriers injected from the HMF source to the channel are transported into (blocked by) 
the HMF drain, resulting in the magnetization-configuration-dependent output characteristics.  Our 
two-dimensional numerical analysis indicates that the spin MOSFET exhibits high (low) current drive 
capability in the parallel (antiparallel) magnetization, and that extremely large magnetocurrent ratios can 
be obtained.  Furthermore, the spin MOSFET satisfies other important requirements for ”spintronic” 
integrated circuits, such as high amplification capability, low power-delay product, and low off-current. 
 
 
Spin transistors, which utilize two ferromagnetic 
layers as a spin injector and a spin analyzer, possess 
unique output characteristics that are controlled by 
the relative magnetization configuration of the 
ferromagnets as well as the bias conditions1-5).  
Also, the magnetization configuration in spin 
transistors can be used as nonvolatile binary data.  
Owing to these useful features, spin transistors are 
potentially applicable to integrated circuits for 
ultrahigh-density nonvolatile memory whose 
memory cell is made of a single spin transistor6) and 
for nonvolatile reconfigurable logic based on 
functional spin transistor gates7).  In order to realize 
such ”spintronic” integrated circuits with high 
performance, the following requirements must be 
satisfied for spin transistors; (i) large 
magnetocurrent ratio for nonvolatile memory and 
logic functions, (ii) high transconductance for high 
speed operation, (iii) high amplification capability 
(voltage, current and/or power gains) to restore 
propagating signals between transistors, (iv) small 
power-delay product and small off-current for low 
power dissipation, and (v) simple device structure 
for high degree of integration and high process 
yield. 
Although various spin transistors have been 
proposed so far1-5), none of them can satisfy all these 
requirements.  Especially, the high 
transconductance and amplification capability 
cannot be realized simultaneously with the large 
magnetocurrent ratio.  For example, large 
magnetocurrent ratios were reported in the 
spin-valve transistor proposed by Monsma et al2) 
and spin transistors based on the similar operating 
principle3,4), however it is difficult for these devices 
to achieve high transconductance and high power 
gain due to the existing tradeoff between their 
transfer ratio and magnetocurrent ratio.  On the 
other hand, the spin field-effect-transistor (FET) 
proposed by Datta and Dass5) can be expected to 
have high transconductance and high voltage gain, 
but its magnetocurrent ratio is limited to a very 
small value8). 
In this paper, we propose and theoretically 
analyze a novel metal-oxide-semiconductor FET 
(MOSFET) type of spin transistor, hereafter referred 
to as a spin MOSFET, consisting of a MOS gate 
structure and half-metallic-ferromagnet (HMF) 
contacts for the source and drain.  The proposed 
spin MOSFET can simultaneously satisfy all the 
above-described requirements (i)-(v) for spintronic 
integrated circuits. 
Figure 1(a) schematically shows the device 
structure of the proposed spin MOSFET that can be 
applied to not only n-channel and p-channel devices 
but also accumulation- and inversion-type channel 
devices.  The structure of the spin MOSFET is 
similar to that of Schottky source/drain 
MOSFETs9,10) except the HMF source/drain contacts 
that are the HMF/Si junctions without a pn junction.  
Possible candidates for the HMF materials are 
Heusler alloys, CrO2, Fe2O3 and ferromagnetic 
semiconductors11-14).  Nonmagnetic (NM) contacts 
are also formed on the HMF source/drain (not 
shown in Fig. 1(a)).  In the following, the 
n-channel accumulation-type spin MOSFET with an 
intrinsic Si channel layer is used to explain the 
operating principle of the spin MOSFET.   
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Figure 1(b) schematically shows the band diagram 
of the spin MOSFET under a common source bias 
condition with and without a gate-source bias VGS, 
where the relative magnetization configuration of 
the HMF source/drain is parallel.  Owing to the 
metallic and insulating spin bands of the HMF 
source/drain material, spin-dependent barrier 
structures appear as shown in the figure, i.e., a 
Schottky barrier (SB) with a lower barrier height φSB 
for up-spin electrons and a rectangular energy 
barrier with a higher barrier height φHM for 
down-spin electrons (hereafter, this spin 
configuration at the HMF source is used throughout 
this paper).  When a drain-source bias VDS (> 0) is 
applied with VGS = 0, neither up-spin nor down-spin 
electrons are injected from the source to the channel 
due to the reverse-biased source-SB for up-spin 
electrons (as shown by the upper dotted curve in Fig. 
1(b)) and the high rectangular barrier for down-spin 
electrons.  By applying VGS (> 0), the width of the 
source-SB is reduced (as shown by the upper solid 
curve in the Fig. 1(b)) and thus up-spin electrons in 
the metallic spin band of the HMF source can tunnel 
through the thinned source-SB into the channel.  
On the other hand, the injection of down-spin 
electrons is blocked even under the application of 
VDS and VGS owing to the high rectangular barrier at 
the source.  Thus, the HMF source acts not only as 
a contact for blocking an off-current but also as a 
spin-injector of up-spin electrons from the HMF 
source to the channel.  In the parallel magnetization 
configuration, the up-spin electrons injected in the 
channel can be transported to the nonmagnetic drain 
contact through the metallic up-spin band of the 
HMF drain, resulting in a drain current.  By 
flipping the magnetization of the HMF drain, the 
antiparallel spin configuration is established and the 
HMF barrier height for up-spin electrons becomes 
larger at the drain, as shown in Fig. 1(c).  Thus, the 
up-spin electrons hardly pass through the HMF 
drain to the nonmagnetic drain contact.  Namely, 
the HMF drain has the function of a spin-analyzer, 
i.e., the HMF drain selectively extracts the up-spin 
electrons from the channel when the magnetic 
configuration between the HMF source and drain is 
parallel.  By combing these spin-filter effects of the 
HMF source/drain, an extremely large 
magnetocurrent ratio can be expected due to the 
high spin-selectivity of the HMF source/drain. 
A model device used in our analysis is shown in 
Fig. 2(a), where a thin-film-transistor structure was 
used for the simplicity of calculation.  The size of 
this model device is as follows; the gate oxide 
(SiO2) thickness tOX is 2.0-3.0 nm, the Si layer 
thickness tSi is 10 nm and the channel length LCH is 
30 nm.  A device parameter LS (LD) shown in the 
figure is the distance from the source (drain) 
junction to the nonmagnetic contact, which 
qualitatively represents the thickness of the HMF 
source/drain shown in Fig. 1(a).  An intrinsic Si 
layer was used for the channel and ballistic transport 
was assumed for the spin-polarized electrons 
injected in the channel.  A relatively small SB 
height of φSB = 0.2 eV for the metallic spin band of 
the HMF source/drain was taken in order to achieve 
a large drain current.  A barrier height of φHM = 1.0 
eV for the rectangular barrier of the HMF 
source/drain and a distance of LS = 5 nm (= LD) were 
selected in order to obtain the fully spin-polarized 
electron injection from the HMF source15).  The 
effective mass mSi* of the Si layer used in the 
calculation was 0.19 m0, where m0 is the free 
electron mass, and effective masses mM* = m0 and 
mI* = mSi* were assumed for the metallic and 
insulating spin bands of the HMF source/drain, 
respectively.  The operating temperature was set at 
300 K in all the calculations.  Output 
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Fig. 1 Schematic (a) device structure and band
diagrams of the spin MOSFET in (b) parallel and
(c) antiparallel magnetization configurations. 
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characteristics were calculated by using the 
Tsu-Esaki formula16) with a two-dimensional 
transmission probability calculation.  The detailed 
calculation procedure will be described elsewhere15). 
 
Solid and dashed curves in Fig. 2(b) show the 
calculated output characteristics of the spin 
MOSFET for the parallel and antiparallel 
magnetization configurations, respectively, where 
tOX is 3 nm.  In the parallel magnetization, the drain 
current IDP starts to increase at VGS more than 0.3 V 
(indicating the threshold voltage of 0.3 V) and 
increases nonlinearly with increasing VGS, while IDP 
shows saturation behavior for VDS.  This output 
characteristics can be explained by the bias-induced 
potential profile of the channel region as follows: 
When VGS and VDS are applied simultaneously, VGS 
induces a much stronger electric field from the gate 
electrode to the HMF source through the source-SB 
than that VDS does from the drain to the source.  
Thus, the width of the source-SB for tunneling 
emission is thinned by VGS as shown in Fig. 1(b) and 
it is insensitive to VDS, resulting in the above 
described output characteristics.  The value of IDP 
is comparable to that of sub-100 nm scale 
MOSFETs17), and IDP increases with decreasing the 
SB height (φSB) and gate oxide thickness (tOX), like 
the conventional Schottky source/drain 
MOSFETs10,18).  A large IDP more than 1500 µA/µm 
can be obtained for φSB = 0.2 eV and tOX = 2.0 nm 
with a gate bias condition of VGS = 1.5 V.  Note that 
reduction of tOX is also important to obtain the 
saturation behavior of IDP, and the channel 
conductance of the spin MOSFET (discussed later) 
is improved by the reduction of tOX. 
In the antiparallel magnetization configuration, 
the drain current IDAP is negligibly small for VDS less 
than (φHM-φSB)/e (= 0.8 V), but IDAP increases 
exponentially with increasing VDS and reaches the 
same current value as IDP when VDS is more than 
φHM/e (= 1.0 V), as shown in Fig. 2(b).  Thus, 
magnetization-configuration-dependent output 
characteristics are realized when VDS < (φHM-φSB)/e.  
The exponential increase of IDAP can be attributed to 
the ballistic transport in the channel region, i.e., 
up-spin electrons injected from the HMF source can 
pass over the large rectangular barrier of the HMF 
drain when VDS increases to more than (φHM-φSB)/e = 
0.8 V.  Note that when the drain current is governed 
by drift-diffusion kinetics rather than ballistic 
transport, the exponential increase of IDAP is 
significantly suppressed.  In this case, however, 
dynamically accumulated spin-polarized electrons in 
the channel would affect IDAP due to their finite spin 
lifetime for spin flipping.  This effect can be treated 
by a self-consistent calculation based on a 
drift-diffusion model18) including the spin lifetime, 
which will be reported elsewhere.   
Figure 3(a) shows the magnetocurrent ratio γMC of 
the spin MOSFET as a function of VDS at VGS = 1.5 
V, where γMC is defined by (IDP-IDAP)/IDAP.  γMC 
exponentially falls with increasing VDS, since IDAP 
increases exponentially with increasing VDS when 
VDS is less than φHM/e as described above.  In spite 
of this bias-dependence, extremely large γMC more 
than 1000 % can be obtained for VDS less than 1.0 V.  
To obtain even larger γMC, higher φHM values are 
required.  It should be noted that when the 
drift-diffusion transport is dominant, this strong 
bias-dependence of γMC is significantly suppressed 
and extremely large γMC will be obtained even at VDS 
= 1.5 V. 
The results shown in Figs 2(b) and 3(a) indicate 
that the spin MOSFET possesses the 
magnetization-configuration-dependent output 
characteristics with large γMC.  Thus, the spin 
MOSFET satisfies the above-mentioned requirement 
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Fig. 2 (a) Device structure used for the analysis.
The size of the device in our calculation is as
follows; tOX = 2.0-3.0 nm, tSi = 10 nm, LCH = 30 
nm, and LS = LD = 5 nm.  (b) Output 
characteristics of the spin MOSFET.  The drain
currents IDP (solid curves) and IDAP (dashed
curves) in the parallel and antiparallel magnetic
configurations, respectively, are plotted as a
function of VDS, where VGS is varied from 0.3 to
1.5 V and tOX is 3.0 nm. 
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(i) for spintronic integrated circuit applications.  
The other requirements were examined by the on- 
and off-current characteristics of the spin MOSFET 
as follows:  Figure 3(b) shows the 
transconductance gm of the spin MOSFET in the 
parallel magnetization configuration as a function of 
VGS at VDS = 1.5 V, where tOX is varied from 2.0 to 
3.0 nm.  Here, gm is defined by a derivative 
∂IDP/∂VGS under a fixed VDS condition, which is a 
measure of the output-current (IDP) drive capability 
for the input voltage (VGS).  Since IDP increases 
nonlinearly (IDP ∝ F2exp(-1/F)) with increasing the 
strength F of the electric field through the 
source-SB10), gm increases with increasing VGS and 
with decreasing tOX as shown in Fig. 3(b).  A large 
gm of 1000 mS/mm, which is comparable to (or 
larger than) that of sub-100 nm scale MOSFETs17), 
can be obtained at VGS = 1.0 V for tOX = 3 nm, and 
gm is further enhanced to more than 1500 mS/mm by 
reducing tOX to 2 nm, as shown in the figure.  
These large gm values of the spin MOSFET lead to a 
small propagation delay tpd and a large voltage gain 
GV, since tpd and GV can be estimated by CL/gm and 
gm/gD, respectively, where CL is a load capacitance 
including a parasitic capacitance and gD is a channel 
conductance given by a derivative ∂IDP/∂VDS.   
Furthermore, the large gm of the spin MOSFET 
enables low-voltage operation, and the voltage 
swing can be less than 1.0 V.  This results in a 
small power-delay product P·tpd (that corresponds to 
the energy per switching), since this energy is 
proportional to the square of the voltage swing19).  
The power dissipation is also caused by the 
off-current in the stand-by condition of the spin 
MOSFET, which is characterized by the 
subthreshold swing S calculated from logIDP-VGS 
characteristics.  Although S depends on tOX and it 
decreases with decreasing tOX, S can take ∼200 
mV/decade for tOX = 2 nm, implying a relatively 
small off-current.  Note that S can be reduced 
remarkably by increasing φSB, although there exists 
a tradeoff between IDP and S because IDP decreased 
with increasing φSB. 
Since the spin MOSFET presented here has the 
excellent performance in sub-100 nm regime and it 
has a simple structure as shown in Fig. 1(a), one can 
expect the scaling merits by downsizing the spin 
MOSFET and high degree of integration.  
Therefore, the spin MOSFET satisfies all the 
requirements (i)-(v) for spintronic integrated circuit 
applications.  
In summary, we have proposed and theoretically 
analyzed the spin MOSFET with HMF source and 
drain.  The spin MOSFET was shown to have 
magnetization-dependent-output characteristics, 
high transconductance, amplification capability, low 
power-delay product, low off-current, and a simple 
structure compatible with Si-MOS technology, 
which are all important for integrated circuit 
applications.  The spin MOSFET can be used as a 
key device for ultrahigh density nonvolatile memory 
and reconfigurable logic devices based on novel 
spintronic concepts.  
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